

Platform : CFL-H+N18E-Gx+Thunderbolt3

- | | | | |
|-----|------------------------------|-----|------------------------------|
| 1. | INDEX | 41. | GPU N18E GFX-PCIE |
| 2. | SYSTEM BLOCK DIAGRAM | 42. | GPU N18E FrameBuffer A |
| 3. | POWER SEQUENCE | 43. | GPU N18E FrameBuffer B |
| 4. | POWER MAP | 44. | GPU N18E FrameBuffer C |
| 5. | CPU CFL-H DDR4 | 45. | GPU N18E FrameBuffer D |
| 6. | CPU CFL-H eDP/PEX/DMI/RSVD | 46. | VRAM Frame Buffer A0 |
| 7. | CPU CFL-H MISC/CLK/JTAG/CFG | 47. | VRAM Frame Buffer A1 |
| 8. | CPU CFL-H VCORE | 48. | VRAM Frame Buffer B0 |
| 9. | CPU CFL-H VCCGT | 49. | VRAM Frame Buffer B1 |
| 10. | CPU CFL-H VCCSA/VCCIO/VDDQ | 50. | VRAM Frame Buffer C0 |
| 11. | CPU CFL-H GND | 51. | VRAM Frame Buffer C1 |
| 12. | PCH CFL-H SPI/DDI CTRL/RSVD | 52. | VRAM Frame Buffer D0 |
| 13. | PCH CFL-H DMI/PCIE/USB2/SATA | 53. | VRAM Frame Buffer D1 |
| 14. | PCH CFL-H PM/HDA/SMBUS/RTC | 54. | GPU N18E PWR NVVDD |
| 15. | PCH CFL-H CLK/USB3/LPC | 55. | GPU N18E FBVDDQ/1V8_AON/GND |
| 16. | PCH CFL-H CNVi/UART/I2C | 56. | GPU N18E_IPFA_B_C_D_E_F |
| 17. | PCH CFL-H POWER | 57. | GPU N18E NVLINK |
| 18. | PCH CFL-H GND | 58. | GPU N18E GPIO/Thermal/I2C |
| 19. | DDR4 SO-DIMM1 | 59. | GPU N18E BIOS/XTAL |
| 20. | DDR4 SO-DIMM2 | 60. | GPU N18E STRAP |
| 21. | eDP Pannel/CAMERA | 61. | POWER N18E NVVDD CONTROLLER |
| 22. | HDMI | 62. | POWER N18E NVVDD 3PHASE_1/2 |
| 23. | N/A | 63. | POWER N18E NVVDD 3PHASE 2/2 |
| 24. | EC(IT8528E)/BIOS/KB CONN | 64. | POWER N18E FBVDDQ CONTROLLER |
| 25. | ME KB ESD | 65. | POWER N18E FBVDDQ 2PHASE |
| 26. | AUDIO(ALC269Q)/SPK | 66. | POWER N18E PEX_VDD/1V8_AON |
| 27. | LAN(RTL8111G-CG) | 67. | POWER N18E OVR-M |
| 28. | Thunderbolt 3 TYPE-C | 68. | POWER N18E TGP OFFSET |
| 29. | HDD/SSD | 69. | GPU POWER SEQUENCE |
| 30. | WLAN/UART DEBUG/LPC DEBUG | 70. | History |
| 31. | TP/CP/FAN/LB/FP | | |
| 32. | PWR_DB/USB3.0 DB/Audio DB | | |
| 33. | BATT IN/CHARGER(BQ24781) | | |
| 34. | DC IN/PWR_SW/H-S CAP/SCREW | | |
| 35. | POWER VR CONTROLLER | | |
| 36. | POWER VCORE/VCCGT/VCCSA | | |
| 37. | POWER +5VA/+3.3VA | | |
| 38. | POWER +1.8VA/+1.05VA_PCH | | |
| 39. | POWER +1.2VS_DDR/2.5VS/VT | | |
| 40. | POWER +VCCIO/+VS PWR/+V PWR | | |


M/B Schematic Version Change List

[illegible]


Daughter Board Schematic Version Change List





[illegible]





SYSTEM BLOCK DIAGRAM





POWER ON SEQUENCE










H_CFG0 R511 @1K-1-04




H_CFG2 R507 1K-1-04



H_CFG4 R261 1K-1-04











H_CFG5 R516 @1K-1-04

H_CFG7 R523 @1K-1-04









571391_CFL_PDG_V0.71
VCC
Under CPU
12 x 0603 22uF
21 x 0402 10uF
24 x 0201 1uF
24 x 0201 N/A
Near CPU
5 x 0805 47uF



Vcore
Page 9 : 22u*38 + 4.7*24 = 948.8uF
Page 36 : 22u*10 + 560u*1 = 780uF
Total : 1728.8uF (spec : 1320uF)



571391_CFL_PDG_V0.71
VCCGT

Under CPU

10 x 0402 10uF
12 x 0201 1uF

Near CPU



3 x 0805 47uF
7 x 0603 22uF


GT

Page 9 : 22u * 20 + 4.7u * 12 = 496.4uF

Page 36 : 22u*6 =132uF

Total : 628.4uF (spec : 990uF)





VCCST
Under CPU
1 x 0201 1uF

VCCSTG
Under CPU
1 x 0201 1uF

VCCPLL
Under CPU
1 x 0201 1uF

VCCPLL_OC
Under CPU
2 x 0201 1uF







VCCPLL_OC:
CPU digital PLL power rails
VCCPLL:
CPU PLL power rails

VCCST:
Sustain voltage for processor
in Standby modes
VCCSTG:
Gated version of VCCST


(1)VCCPLL is allowed to be OFF in S3,
but it is generally assumed to be ON
since it is powered from the same
source as VCCST.

(2) VCCPLL_OC is allowed to be turned
off during S3 if it is not powered
directly from VDDQ




RA-18




SA
Page 10 : 22u * 12 =264uF
Page 36 : 22u * 4 =88uF
Total : 352uF (spec : 220uF)



同方国际信息技术有限公司






GPP_H15
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.



GPP_H15 R344 100K-04 +3.3VA


GPP_H12	eSPI Flash Sharing Mode
0	Master Attached Flash Sharing (MAFS) enabled (Default)
1	Slave Attached Flash Sharing (SAFS) enabled

GPP_H12 R342 @4.7K-04 +3.3VA





SPI0_MOSI
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.





USB2.0 Configuration Table	
USB1	TYPE-C Port
USB2	CardReader on USB3.0 DB
USB3	N/A
USB4	USB3.0 Port1 on USB3.0 DB
USB5	N/A
USB6	ME Keyboard CONN
USB7	N/A
USB8	N/A
USB9	USB3.0 Port2 on USB3.0 DB
USB10	N/A
USB11	N/A
USB12	USB2.0 PORT on Audio DB
USB13	Web Camera
USB14	Bluetooth



No function
USB31_9-10
PCIE_1-8
HM370

PCIE Configuration Table		
PCIE9	SSD2	RST PCIE*4
PCIE10		
PCIE11		
PCIE12		
PCIE13	SATA0B	PCIE*4
PCIE14	LAN	
PCIE15	WLAN	
PCIE16	N/A	
PCIE17	Thunderbolt	PCIE*4
PCIE18		
PCIE19		
PCIE20		
PCIE21	SSD1	RST PCIE*4
PCIE22		
PCIE23		
PCIE24		

SSD1

Thunderbolt

SSD2

LAN

HDD






SSD2





Thunderbolt

SSD2

WIFI

Thunderbolt






ACZ_SPKR(IPD)	Top-Block Swap Override
0	Disable
1	Enable

ACZ_SPKR R685 @1K-04 +3.3V

HDA_SDO (IPD)	Flash Descriptor Security Override
0	ME Enable security (Default)
1	ME Disabled security



SMBALERT#(IPD)	Intel ME Crypto Transport Layer Security Confidentiality (TLS)
0	Disable (Default)
1	Enable

+3.3VA R377 @4.7K-04 SMBALERT#




SML0ALERT#(IPD)	eSPI&LPC Select
0	LPC (Default)
1	eSPI

+3.3VA R378 @4.7K-04 SML0ALERT#


SML1ALERT#(IPD)	IntelR DCI-OOB
0	Disable (Default)
1	Enable

+3.3VA R371 @4.7K-04 SML1ALERT#


SUS Battery




- Test Point for PRD1.1
5. SYS_PWROK ->TP93
 6. PCH_PWROK ->TP94
 7. DSW_PWROK ->TP95
 8. SLP_S0# ->TP96
 9. SLP_S3# ->TP99
 10. SLP_S4# ->TP97
 11. SLP_S5# ->TP30
 12. CPU_C10_GATE# ->TP24



RA-19



USB3.0 Configuration Table		
USB3_1	USB gen2 @USB	Gen1/2
USB3_2	Card Reader	Gen1/2
USB3_3	USB gen2 @USB	Gen1/2
USB3_4	USB gen2 @audio	Gen1/2
USB3_5	N/A	Gen1
USB3_6	N/A	Gen1
USB3_7	N/A	Gen1
USB3_8	N/A	Gen1
USB3_9	No Function	
USB3_10	No Function	



GPP_B22/GSPH1_MOSI(IPD)	Boot BIOS Destination
0	SPI (Default)
1	LPC

GPP_B18/GSPI0_MOSI(IPD)	No Reboot Mode with TCO Disabled
0	Disabled (Default)
1	Enable

+3.3V○ — R373 — @4.7K-04 — GPP_B18 —




CNV_BRI_DT (IPD)	XTAL Frequency Select
0	38.4MHz XTAL frequency
1	24MHz XTAL frequency (Default)


+VCCPRIM_1P8 ○ R796 ~~~~~ 10K-04 CNV_BRI_DT_PCH

CNV_RGI_DT	M.2 CNV Mode Select
0	Integrated CNVi enable
1	Integrated CNVi disable

















GPP_J9	VCCPSPI Rail select
0	VCCPSPI is connected to 3.3V
1	VCCPSPI is connected to 1.8V



BIOS Security	NORMAL	Lockdown	Recovery
GPP_A18	1	0	0
GPP_A19	0	1	0














When CNVI is not used in the design:
 1. VCCDPHY_1P24(AK22, AK23)pin shall be disconnected from the VCCDPHY_1P24(AJ22, AJ23, BG5)pin.
 2. The decoupling capacitor shall remain connected to the VCCDPHY_1P24(AJ22, AJ23, BG5)pin











HDMI 2.0 Max =18Gbps, 4K resolution at 60HZ

HDMI R2.0 670MHz NV Supported
HDMI R1.4 340MHz Intel Supported







HDMI CONN










25 ME KB ESD


Size A	Document Number GK5CXXT	Rev 1.0
-----------	-----------------------------------	-------------------

Date: Wednesday, May 08, 2019 Sheet 25 of 70







SATA-HDD





SSD2




SSD1




WLAN CONN




LPC debug port




UART debug port




Touch Pad&Finger Print




Light bar Control




FAN CONTROLLER




POWER DB CONN.




Audio&LAN DB CONN.



USB3.0 DB CONN.




+DC_IN




EMB20NP3V
ID=-13A TC=100 deg
Ipulse=-72A
Avalanche=-10A
9watt 1ms
15Watt 0.1ms


POWER SW



Discharge Resistor




For RF




RB-10


For SMT




PCB HOLE




WLAN HOLE





THERMAL HOLE



GPU




GPU




同方国际信息技术有限公司


+VCORE




+VCCGT




+VCCSA




+5VA




+3.3VA




+3.6V_LCD



+3.3VA_EC



+1.05VA_PCH




同方国际信息技术有限公司

Title 38_POWER +1.05VA_PCH/+3.6V_LCD


Size Custom Document Number GK5CXXT Rev 1.0

Date: Wednesday, May 08, 2019 Sheet 38 of 70


+1.2VS_DDR/+2.5VS/+0.6V_VTT




+VCCIO





+5VS/+5V





+3.3VS/+3.3V










+1.05VS_CPU/+1.05V_CPU














MEM_FBA[31_0]







Close to DRAM
VDD/VDDQ
36X 0201 0.47uF (18X 0402 1uF)
4X 0603 10uF
Close to DRAM
VPP
4X 0201 0.47uF (2X 0402 1uF)
1X 0603 10uF



BOTTOM SIDE DECOUPLING UNDER VRAM



BOTTOM SIDE DECOUPLING UNDER VRAM




DECOUPLING NEAR VRAM


同方国际信息技术有限公司

Title			
47_VRAM Frame Buffer A1			
Size	Document Number	Rev	
Custom	WG5CXXT	1.0	
Date:	Wednesday, May 08, 2019	Sheet	47 of 70














Maximum VRAM case Temp is 85 celcius degree




Maximum VRAM case Temp is 85 celcibus degree
--





MEM_FBC[31_0]




[illegible]




MEM_FBD[31_0]











Hardware Design Guide Page282:
For IFPA/B/C/D/E/F
If an IFP link is not used, it should be NC
including power rail and signal and references
associated with LINKX











Table 9.1 PCB Display Link Summary (GB48-256 packages)

Digital Display Link	Dual-Link DVI	HDMI	eDP	DisplayPort	USBC
If USB-C is Implemented					
IFPA (Link A)	✓(Dual Link with IFPB)			✓	
IFPB (Link B)	✓(Dual Link with IFPA)				
IFPC (Link C)		✓		✓	
IFPD (Link D)			✓	✓	
IFPE (Link E)		✓		✓	
IFPF (Link F)					✓
If USB-C is Not Implemented					
IFPA (Link A)	✓(Dual Link with IFPB)			✓	
IFPB (Link B)	✓(Dual Link with IFPA)			✓	
IFPC (Link C)		✓		✓	
IFPD (Link D)			✓	✓	
IFPE (Link E)		✓		✓	
IFPF (Link F)				✓	



同方国际信息技术有限公司			
Title			
57_GPU N18E NVLINK			
Size A	Document Number		Rev
	GK5CXXT		1.0
Date:	Wednesday, May 08, 2019		Sheet 57 of 70





同方国际信息技术有限公司

Title

59_GPU N18E BIOS/XTAL

Size Custom Document Number

GK5CXXT

Rev 1.0

Date: Wednesday, May 08, 2019 Sheet 59 of 70

LEVEL	Voltage(V)		
	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V		
	0.3V<pin voltage<0.5V		

Table 11.4 FS_OVERT* Strap Enablement

Strap Pins see Note			FS_OVERT* Function
ROM_SO	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)

Note that configurations other than the two listed in Table 11.4 must be avoided, as otherwise damage to strap inputs may result.



For N18x GPUs the hardware (on-PCB) SOR_EXPOSED straps are redacted; ROM_SO, ROM_SI and ROM_SCLK straps are no longer provided. The register-based method for configuring audio for display links is the only method provided. This method is implemented in VBIOS settings.

Based on RVL_07916_001_V10 JUNE 2017

GDDR5						
Density	Vendor	Part Number	Strap	Strap 2	Strap 1	Strap 0
8Gb	Samsung	K4Z80325BC-HC14 C-die	0X0	L	L	L
8Gb	Micron	MT61K256M32JE-14:A A-die	0X1	L	L	H
8Gb	Hynix	H56C8H24MJR-S4C M-die	0X2	L	H	L
4Gb	Samsung		0X7	H	H	H
4Gb	Hynix		0X6	H	H	L
4Gb	Micron					

POWER

1.25V/1.35V
1.25V/1.35V
1.25V/1.35V N18E-G2 only



Strap5,4,3 LLH

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

► **SMB_ALT_ADDR Enable:** This strap function allows an alternate SMBus address to be configured, so that graphics circuits with multiple GPUs can have separate SMBus connections for each GPU. In dual GPU configurations, use of the alternate address on one GPU (by setting this function to '1') avoids conflicts between the two GPUs on an SMBUS port. The "SMB_ALT_ADDR disabled" setting ('0') is correct for single-GPU graphics circuits.

► **DEVID_SEL:** NVIDIA defines an original and a re-brand Device ID on a per-GPU basis. This Device ID Select strap function allows selection between the original PCIe Device ID defined for the GPU (via a function setting of '0'), and the alternate "re-brand" Device ID defined for the GPU (via a function setting of '1').

► **PCIE_CFG:** This function sets electrical characteristics of PCIe lanes, in particular signal amplitude (swing). A setting of '0' selects normal (full) signal swing. N18x graphics circuits should strap for this setting. (A setting of '1' designates reduced signal amplitude, available if special concerns require. Consult NVIDIA for guidance.)

► **VGA_DEVICE:** This strap function is used to report the graphics circuit either as a 3D device (class code 302, designated by a setting of '0' for this strap) or as a VGA device (class code 300, designated by a setting of '1') to the host system. The 3D Device (class code 302, strap='0') setting is correct for most MS-Hybrid notebook GeForce graphics circuits (consult NVIDIA for details on proper bit setting for MS-Hybrid solutions).

同方国际信息技术有限公司

Title

60_GPU N18E STRAP

Size A


Document Number


GK5CXXT

Rev 1.0




Date: Wednesday, May 08, 2019



Sheet 60 of 70









NVVDD Discharge












MP86941
Continuous 30A
20ms 50A
10us 70A



MP86941
Continuous 30A
20ms 50A
10us 70A




MP86941
Continuous 30A
20ms 50A
10us 70A



SRPG0603-R12M-DD-D95
L(0.12uH)
DCR TYP:0.95mohm, MAX:1.045mohm
I-sat(55A) / Irms(38A)
Size(7.8*7.1*3mm)

EM-12BM05V03
choke-7d3_6d8_3


DRMOS_VTEMP_NVVDD 61,62,63
PHASE4_CS4_NVVDD 61



SRPG0603-R12M-DD-D95
L(0.12uH)
DCR TYP:0.95mohm, MAX:1.045mohm
I-sat(55A) / Irms(38A)
Size(7.8*7.1*3mm)

EM-12BM05V03
choke-7d3_6d8_3


DRMOS_VTEMP_NVVDD 61,62,63
PHASE5_CS5_NVVDD 61




SRPG0603-R12M-DD-D95
L(0.12uH)
DCR TYP:0.95mohm, MAX:1.045mohm
I-sat(55A) / Irms(38A)
Size(7.8*7.1*3mm)

EM-12BM05V03
choke-7d3_6d8_3


DRMOS_VTEMP_NVVDD 61,62,63
PHASE6_CS6_NVVDD 61





FBVDDQ_MEM_Discharge





PEX_VDD SW




1V8_AON/1V8_MAIN





TGP Control TGP Watt	GPU_TGP_UP	OVRM_TGP_SEL
OVER 130W	High	High
100W to 110W	High	Low
115W to 130W (7S)	Low	High
75W to 90W (7Z)	Low	Low


同方国际信息技术有限公司

Title

68_POWER N18E TGP OFFSET


Size A
Document Number

GK5CXXT

Rev 1.0

Date: Wednesday, May 08, 2019
Sheet 68 of 70

DGPU POWER SEQUENCE



POWER UP sequence is required:1.8V_AON->1.8V_MAIN->NVVDD->/PEX_DVDD->FBVDDQ_MEM

- 1.The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
- 2.Delay From GPU_1.8VMAIN_EN to PEX_DVDD/PG_PEX_VDD) must NOT exceed 4ms.
- 3.Delay From 1.8V_AON to PEX_DVDD/PG_PEX_VDD) must NOT exceed 20ms.
- 4.The ramp-up overshoot should not exceed the silicon reliability limit voltage
- 5.Power up NVVDD must be 90% before PEX_DVDD and NVVDDS can start ramp up.
- 6.Power up 1.8V_AON must be 90% before NV 3.3V ramp up.
- 7.All 3.3V devices that connect to the GPU must be powered after 1.8V_AON ; GPU can't have any 3.3V leakage path before 1.8V_AON present .
- 8.FBVDDQ.USB_VPP and 1.8_AON don't need power cycle for GC6

POWER DOWN sequence is required

- 1.PEX_DVDD must ramp down before NVVDD.
- 2.The propagation delay between GPU_1.8VMAIN_EN and the NVVDD_EN pin needs to be less than 1ms during both power down.
- 3.For GDDR6,VPP must be equal to or higher than FBVDDQ at all time ; use gate logic and discharge circuit as needed.
- 4.All 3.3V devices that connect to the GPU must be ramp down before +1.8V_AON; GPU can't have any 3.3V leakage path after +1.8V_AON and +1.8V_MAIN power down.
- 5.Power down PEX_DVDD must be less than 10% before NVVDD can start ramp down.
- 6.Power down NV 3.3V must be less than 10% before +1.8V_AON can start ramp down.

Version A to B change list

- 1. Remove C1604 for adapter detect accuracy
- 2. R313 from 270k-1-04 to 118K-1-04, R309 from 133K-1-04 to 57.6K-1-04 for 1V8_AON issue
- 3. Modify ESD solution for Thunderbolt
- 4. remove MEKB_PWM_LED_BDID, add EC(PWM7) FAN_PWM_CTRL_GPU, change EC(PWM2j) FAN_PWM_CTRL_CPU for thermal request
- 5. Base on Thunderbolt3 design guild
 - Add R2024, R2025 100K-1-04 to GND for TBTB_BSUB1/2
 - Remove R238, R239, R2022, R2023 and connector to CC pin on typeC connector
 - Modify C1913, C1914, C1916, C1918 from .33uF-10-04X-Z to .22U-10-04R-K
 - Add RTD3 function as below
 - Add R2045 0ohm for PEWRKAKE#(TBT) to PCH_PEWAKE#(PCH)
 - Add Q107 for AND gate PLT_RST#&TBT_PCl_e_RST#(PCH) to DG_RERST#(TBT)
 - Remove R1979 for excess component
 - PW_VCC5v0_SYS for 3A current
 - PW_VCC5v0_SYS net name change to +5VA
 - Remove B30,R2018
 - PW_VCC_TBTA_VBUS net name change to +5V_TYPEC
- 6. Add F2 fuse for safety request
- 7. Modify Jteg function
 - Modify R257 from 100-1-04 to 51-04
 - Modify R257 from 100-04 to 51-04
 - Connect PREQ# from PCH to CPU
 - Connect PRDY# from CPU to PCH
 - Connect TRST# from CPU to PCH
 - Add TP for H_CFG3
- 8. Base Intel PRD1.1
 - Add Amber LED1 for PLT_RST#, Red LED2 for CATERR#
- 9. Modify OVR-M circuit for New version UPI IC
- 10. EDP CONN modify
 - CNEDP1 from CON_WB_40V100_87216_400406_ACS change to FFC,40P,P0.5H1.75,5151704001001,ACES
- 11. Add BIOS Security Header
 - Add CNPWR2, R759, R783
- 12. PCH bracket for strain gauge
 - Add PCHBKT1
- 13. Charge IC support 7A charging
 - L39 BEDR333AM0-7TS1 -> WSRPG0603-2R2M-H
 - Add C1740, C1745, C1739, C1746 1U-25-06R-K
- 14. DP Hot plug modify
 - Q33,Q35 LMBT3904LT1G -> 2N7002K-H
- 15. +5V_TYPEC MLCC voltage rating change for 20V design
 - C524,C484 4.7u-10-04R-M -> 1U-25-04X-K
- 16. Add D401 for HDMI monitor leadage
- 17. Modify transformer for EMI solution
- 18. Modify power for noise
- 19. Modify USB bus for BIOS request
- 20. Add PD 100K for SLP_S3#
- 21. Modify R for layout guide
- 22. Add adapter monitor circuit for PRD1.1
 - update : remove from BOM
- 23. Modify R558, R562 for power consumption

Version B to 1.0 change list

- 1. Add R896 for OVR-M enable
- 2. Modify C223, C239 of voltage range
- 3. Add R1980 for TBT reset issue, and base on CRB that modify I2C bus
- 4. Add R2046 for EC wp# protect
- 5. Add C2011 for iMVP 8 test
- 6.Remove C1636/C1608/C1640/C1609, and add C17/40/C1745/C1739/C1746 for charger currnt
- 7. Modify R700 for charge currrent of 5A
- 8. Add TP99 for TE request
- 9. Modify choke of speaker for Audio gain
- 10. Add test point for SMT
- 11. Modify Power of HDMI_SV for leakage currnet of monitor

Version 1.0 to 1.1 change list

- 1. Modify TBT3 circuit